SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Paul Engel who wrote (35804)8/11/1998 4:36:00 AM
From: Michael DaKota  Read Replies (2) of 1572446
 
Ow so it actually is a Xeon !!

"512KB closely-coupled on-package Level 2 cache
Error Correcting code on cache bus Operates at
[the] same speed as the processor core. "

So we are talking a ppro with mmx (aka a "xeon")...
I sometimes really find it amazing how intel does it, to sell
old products and people think it's "new & hot"

The xeon is nothing more, than the old ppro ( full speed cache), with an mmx-unit (from the retired socket7 p-mmx) stamped in to it..(twice actually). So first 1)we lose our great ppro, get a pII with half speed l2 cache, get a Deceleron with NO l2 (while intel always told us that l2 is THE big issue..), then Intel notices that pII doesnt cut it in medium end servers, and GEE..."that ppro wasn't to bad after all" and they announce their "new" product, the XEOn..speaking of going back to the 90's ;)

clap clap clap, little ovation for Intel..;)

Cyu, Mike.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext