SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : LSI Corporation
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: shane forbes who wrote (14746)9/3/1998 10:42:00 PM
From: Grand Poobah  Read Replies (2) of 25814
 
Regarding coming changes in the chip design process, here's my opinion.

What's needed to produce a good design:

1. marketing/product strategy
2. design methodologies
3. designers
4. EDA tools
5. fab processing
6. testing
7. packaging

What is scarcest/most expensive/hardest to come by:

1. design methodologies
2. designers
3. marketing/product strategy
4. EDA tools
5. testing
6. fab processing
7. packaging

The Cadence/IP combination can come up with 4-7 on each list fairly easily, perhaps more easily and cheaply than today's ASIC vendors. But they have no advantage or even a disadvantage in obtaining items 1-3, which are what set apart the good companies from the mediocre.

JMHO,
G.P.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News