Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Paul Engel who wrote (37501)	9/27/1998 12:38:00 AM
From: Maxwell	Read Replies (3) of 1572379

High Priest: <<1. Trash Katmai as not useful for the masses>> Katmai is not trash. It is just a different implementation of 3DNOW with extra codes for DVD processing. It is not for the masses because it is too expensive. 3DNOW is already widely available with deeper infrastructure and cheaper. <<2. Denounce Katmai as an advance - but a mere proprietary implementation of new instructions - with the sole purpose locking AMD out of a new market.>> Not true. Intel is embarrassed to be called a copycat so they implement 3DNOW differently. <<3. Assume the populous position and tout 3D NOW as the Volks-instrucions - for the "REst Of Us".>> Good assumption because there will be about 15M users before the KNI hits the street. There would be 40+ applications for 3DNOW by then. <<4. Redesign the K6 to incorporate KNI in order to regain marketshare lost while implementing 1,2 and 3 above.>> What the hell for? KNI is 4 FLOPs/cycle and so is 3DNOW. KNI takes more silicon estate to implement than 3DNOW. Just because it is Intel it is not necessarily it's going to be a success. <<This is similar to AMD's trashing and denouncing the SLot 1 interface - and then tucking their tale between their legs and designing the K7 with a Slot interface after recognizing the technological advantages of such an approach.>> Slot 1 is a good interface but Intel failed to take its performance to its fullest potential. There is little performance gap between slot 1 PII and socket 7 K6-2. The reason is due to the weak PII not the interface. Thus slot 1 was a failure. Slot 1 was also implemented on a cacheless L2 which is a further embarrassment to Intel. K7 will show Intel how to implement the slot interface the right way. You will see a big performance gap between PII and K7 at same clock speed. You'll find out on October 15. Maxwell

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next