Rambus (RMBS) News Only Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) News Only

RMBS 110.62

+2.7%

3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: REH who wrote ()	10/10/1998 8:35:00 AM
From: REH	Read Replies (1) of 236

RDRAM modelers roll; IMA core targets Flex Michael Santarini EDA vendors Synopsys Inc. and Denali Software Inc. have separately announced model-generation offerings that support the Rambus Direct RDRAM spec. Synopsys has incorporated the Rambus specification into its Logic Modeling MemPro memory-model generator. Denali announced that its MemoryModeler tool now supports Direct RDRAM, and that it is offering customers an additional RDRAM verification kit for more upfront functional verification. Synopsys said its MemPro will allow designers to automatically generate multiple simulation-model configurations of the high-performance Direct RDRAM for functional verification of high-bandwidth memory systems. MemPro creates optimized memory models for ASIC, board and embedded-system design verification. It leverages Synopsys' Logic Modeling technology and support to ensure interoperability with other Logic Modeling hardware and software models and straightforward integration with Synopsys verification flows. MemPro is available in several different packages starting at $5,950. The Denali Direct RDRAM verification kit includes simulation models and performance-modeling and debug software. Designers can use the kit with Denali's MemoryModeler to create RDRAM models for controller and system design and verification. The kit includes simulation models for Rambus ASIC Cells (RAC) as well as Direct Rambus RDRAMs; performance modeling based on Denali's recently announced AutoTest; and a customized RDRAM debugger. The RAC is a library macrocell used in ASIC designs to interface the core logic of an ASIC to the Direct Rambus Channel. It starts at $15,000 and includes support for VHDL and Verilog.

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next