SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Steve Porter who wrote (39168)10/13/1998 2:28:00 PM
From: Maxwell  Read Replies (1) of 1573690
 
Steve:

<<Do you think you need an on chip L2 cache with 128K of L1 on the chip?>>

128K L1 cache is not really big enough for applications used in server. L2 is definitely needed to improve performance.

<<"Is AMD sure they can incorporate a 128K L1 cache and not slow the processor down by doing so"?>>

To get around this problem Alpha 21264 (128K L1 - 64K data/64K instruction) uses latency of 2 in their L1 cache. At 500MHz+ it takes 2 clock cycles to write or store. I presume it is the same for the K7.

Maxwell
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News