SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (39187)10/13/1998 3:09:00 PM
From: Maxwell  Read Replies (1) of 1573688
 
Tenchusatsu:

<<The K7 could also start with a full-speed L2 cache, but then the cost would knock K7 out of the mainstream and into the more expensive (but higher-margin) server/workstation market.>>

You are correct. It would be a mistake to incorporate a full-speed L2 cache. In my opinion the large L1 would compensate for the
performance loss due to half speed L2. The integer and fpu are very
powerful and what make it attractive for server/worksation market.
If it is cheap to make (unlike Xeon which uses very expensive L2
SRAM) AMD can afford to charge at lower price.

Maxwell
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext