SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Steve Porter who wrote (39204)10/13/1998 4:18:00 PM
From: Joe NYC   of 1585970
 
Steve,

Two General Purpose 64-bit Load/Store Ports into D-Cache
- 3-Cycle Load Latency
- Multi-banking Allows Concurrent Access by 2 Load/Stores

How does it compare to M3:
16K, 4-way, non-blocking data cache (3 cycle access, 1 load port, 1 store/fill port

Joe
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News