Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Maxwell who wrote (39206)	10/13/1998 4:34:00 PM
From: dumbmoney	Read Replies (1) of 1573691

Well...the K7 is much more impressive than I expected. Highlights: - Can decode (and presumably retire) up to 3 x86 instructions per clock. - 3 integer pipelines, 3 address generation pipelines, and 3 FP pipelines (add/mul/store) - Full out-of-order design - Deeply pipelined for high-frequency operation - 128K L1 cache (3 cycle read latency) - 200Mhz Alpha EV6 front side bus, backside L2 *************** I wouldn't want to be the Intel manager that decided it was OK to wait until "late 2000, early 2001" to introduce the P7. Yikes!!!

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next