Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: kash johal who wrote (39170)	10/14/1998 2:12:00 AM
From: Brian Hutcheson	Read Replies (2) of 1573094

Kash , good thinking on the K7 cache . There is only one thing that bothers me , with the high speed of the Rambus Dram , how important is L2 cache . Don't forget the raison d'etre for cache is as a buffer to feed the high speed CPUs . If the main memory (i.e. RDRAM) is at 800mhz with 16 bits and can be ganged together to provide higher throughput then why bother with anything other than L1 cache ? Brian

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next