SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Kevin K. Spurway who wrote (39309)10/14/1998 6:59:00 PM
From: Ali Chen  Read Replies (1) of 1573852
 
Kevin, <"instruction trace cache." What does it do?>

Instruction trace cache is a variant of branch
prediction algorithm, where a processor caches
not only a few static sequences of branch
instructions (to train the branch predicator),
but stores a whole trace of recent instructions,
identifies code pattern ("basic block"), and
predict taken/not-taken branches for the
whole "basic block". For more readings,
visit
drona.csa.iisc.ernet.in
and look through list of publications.

IMHO, the implementation of this idea will
cost a lot of silicon, with vague return
in performance. Much better results may be
achieved by improving compiler techniques.

-Ali
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News