SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Brian Hutcheson who wrote (39628)10/19/1998 9:31:00 PM
From: Tenchusatsu  Read Replies (3) of 1578927
 
<The competition is real and its time you took your Intel tinted glasses off .>

Brian, it's time you stopped accusing other people of being biased. Face it, we're all biased, especially you and I. Your statements here, especially the one below, show that you've got some heavily-tinted AMD goggles on.

<PS if as you claim you are a designer of CPUs , how come you do not realise the inferiority of PII ? The only thing that saved it from being celery was the L2 cache bus .>

That's interesting, considering that the P6 core had a pipelined FPU worthy of triple-imitation in the K7. (Quiet, Ali, I know what you're going to say in response to this.)

I'll bet that in theory, a K6 without an L2 cache on the motherboard, running at 266 MHz on a 66 MHz bus, will be slower than a Celeron 266 without L2 cache, even more so when running Windows NT and 100% 32-bit code. So much for the "superior" K6.

Tenchusatsu
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News