SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (40506)10/31/1998 1:53:00 PM
From: RDM  Read Replies (1) of 1573690
 
When evaluating on-chip cache the speed difference between the cache fill rate and the cpu rate is of critical importance. The on chip L2 cache of the K6-3 will help less at 450 Mhz than it will help at 550 Mhz. In fact, there is diminishing performance benefit to increasing the clock rate of a K6-2 after a point due to the restrictions imposed by 100 Mhz bus.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News