SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (40593)11/1/1998 9:28:00 PM
From: kash johal  Read Replies (2) of 1573826
 
Tench,

>Re: Perhaps you can tell us how server OEM's are going to create >4-way K7 chipsets without adding a crossbar, thus adding additional l>atency. Do you think that one north bridge chip will support four >P2P connections? Perhaps you can have two north bridges each >supporting two P2P connections, but once again, cache coherency >is going to require additional latency cycles. Or maybe the 4-way K7 >will go for a non-uniform memory architecture.

Those are excellent questions.

I guess a guide might be how Alpha does 2-way,4-way, 8-way etc systems as the K7 follows that architecture and likely will follow the ALpha philosophy.

Perhaps you could enlighten us on how Alpha's do it.

Regards,

Kash
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News