SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Elmer who wrote (41521)11/16/1998 11:15:00 AM
From: Ali Chen  Read Replies (2) of 1574261
 
Elmer <That's where the problems start. On chip it would operate at
full core speed and the bus could be 128 bits wide.>
<..half speed BSB and half width BSB..>

That's where the problems start, Elmer, in your head.
Why not to assume from the very beginning that
the cache "could be XXX bits wide", where you
took a liberty to assume 128. Why 128 only, not
256? or 512? You also can assume that the cache may
want to run at double the core clock, why not? More
"bandwidth is better, is not it?
Then your "logical" threat could be
much greater. AMD should "cut bandwidth" even more
than your great numbers - 8 times, or 16 times,
or even 32 times! What a horror! Sell AMD
immediately, they cut your made-up bandwidths
at horrible rate!

In short, you just demonstrated that you know
very little about the overall business.
You sound like a test technician attending
local Community classes on PC literacy for
self-education. Some other nonsense in your
post were already caught by Ed and Scumbria.

Get rest, Elmer. You seem to operate under
assumption that AMD is a company of dorks.
I don't think it is a truly constructive
assumption for your investment strategies.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext