SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (41570)11/16/1998 5:58:00 PM
From: Maxwell  Read Replies (2) of 1572474
 
Scrumbria:

<<All modern microprocessors are starved for data running real world apps. Until dram latencies dramatically improve, the value of one architecture vs. another is limited to the entertainment of CPU architects.>>

The current standard is 100MHz SDRAM. It is cheap and plenty. Given that criteria how can you make your system run faster. K7 answers that by

A) Larger L1 cache (128K vs 64K in K6-2)
B) Bigger buffer
C) Better decoders (3 general vs 2 complex and 1 simple in PII)
D) More execution units
E) 200MHz bus vs 100MHz
F) Backside L2 cache up to 8M (same as PII)
G) L3 cache
H) Bigger buffer (for 72 instructions in flight)

The idea is to utilize the current technology and build a fast and cheap system. That is what the K7 did.

Maxwell
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext