SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (42178)11/25/1998 10:08:00 AM
From: Brian Hutcheson  Read Replies (2) of 1572107
 
Ten , the perfomance of K6-3
When we consider that a Celeron without L2 cache was approx equivalent in performance to a K6 at two lower clock speeds and adding that cache increased performance to the point where the Celeron was slightly faster . Then it does not take a rocket scientist to realise that adding twice the size of L2 cache to an improved K6 core would result in a CPU that regained those 2 clock speeds at the very least ,
regards , Brian
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News