Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 34.50

+2.6%

Nov 21 9:30 AM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Tenchusatsu who wrote (69159)	11/25/1998 4:40:00 PM
From: Scumbria	Read Replies (1) of 186894

Ten, Considering that Katmai New Instructions include prefetching and cache streaming features, much of the latency of RDRAM can be hidden in KNI code. Theoretically this is correct. Cache preloading features have been around for a long time in other architectures. I have yet to meet a compiler writer who has any idea how to take advantage of them, without causing unwanted side effects. The only DRAM which realisticlly offers better latencies than SDRAM is ESDRAM, which services page hits out of an sram cache. Scumbria

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next