Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Paul Engel who wrote (42309)	11/28/1998 1:38:00 PM
From: Scumbria	Read Replies (1) of 1572690

Paul, Surprisingly , WITHOUT the new BIOS and Write Allocate and Write Merge Buffers implemented, the 400 MHz K6-2 is ACTUALLY SLOWER THAN THE 350 MHz K6-2 ! Generally speaking, the kinds of design changes required to achieve higher clock rates are contrary to architectural performance. The K6-3 designers were probably depending on the onboard L2 to compensate for the other tradeoffs. If the K6-3 was ready to ship with the cache enabled, it probably would be shipping. Scumbria

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next