SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : AMD: A thread for real AMD investors not nit-picking twits
AMD 256.12+0.5%Oct 31 9:30 AM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: survivin who wrote (121)12/8/1998 11:26:00 PM
From: Cirruslvr  Read Replies (1) of 254
 
survivin - RE: "Also, I read a recent interview with an AMD engineer where he stated we're all
going to be pleasantly surprised at the reason for the K7 having a L2 cache
running at 1/3 the clock speed of the processor, any ideas? I haven't seen a single
post which attempts to figure out this statement. Any help would be appreciated."

JC, (www.chiptech.com/jc) who helped run the chat where you heard about that info, wanted me to pass this info to you:

"Thought I might mention, in case you weren't aware, that my personal logic
(and it is good logic) goes like this:

1. If the K7 runs its L2 cache slower than its bus speed, AMD is dumb
2. The bus speed for the introductory K7 is 200MHz, according to AMD
3. The processor will be 3x the speed of the L2 (eg..L2 is 1/3 speed of the
cpu)
4. (from 1,2) The L2 cache on the intro K7 must be *at least* 200MHz -OR-
AMD is dumb.
5. (from 3,4) The intro K7 must be at least 600MHz -OR- AMD is dumb.

The logic only falls apart if (A) AMD lied about the 200MHz bus or (B) AMD
lied about the 1/3 L2 speed"

Hope this clears up some of your questions.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext