SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Paul Engel who wrote (44150)12/28/1998 10:56:00 AM
From: Ali Chen  Read Replies (1) of 1572499
 
Pal, ok, I really was under a false impression that Slot2
is just a bigger box to hold more L2 cache and bigger
heat sink. My mistake (#3 so far).

You are saying that Slot2 has 50-something more pins.
I wonder why would Intel-geniuses go with
such an incompatibility?

Two things come in mind:
a) Slot1 was not very well thought out and there
are electrical problems with the interface the
OEMs are complaining about;
b) To make market segmentation deeper. This will come
with additional development/infrastructure efforts
for OEMs. These expenses will not increase OEM's level of
love with Intel either (Tench, are you listening?).

Now it become clear why the tier-1 OEMs you mentioned
are using Xeons in workstations. Very simple -
there is nothing else to use in the x86-class of
machines. It confirms my old prediction that Intel
phases P-II rapidly out in favor of Celeron-A/370.
Therefore all "workstations" are forced to Xeons.
With such a "giant" performance leap "up to"
16% on selected benchmarks, I think OEMs are less
than happy to assume charges for total re-tooling
of their production lines and work around GX-NX bugs.

BTW, from the 440GX specs it follows that it supports SMP
"up to 2 CPU". At the same time, P-II and Xeons (I guess)
have a built-in support for 4 CPU on their BUS.
What's the matter with Intel? Do they forgot how
to count "up to 4" with a 2-bit counter instead
of using a 1-bit? Saving silicon? Or there is a
logical problem when rotating
bus ownership priorities? (Elmer, your turn:).

Very truly your Pal,
- quite a fool
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News