SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Bill Jackson who wrote (44162)12/28/1998 1:36:00 PM
From: Pravin Kamdar  Read Replies (1) of 1573574
 
Bill,

There was a technical reason for Slot 1. It was so the high speed L2 cache could attached to the processor in a controlled and stable way. Once the Celeron came out with the cache built onto the chip, there was no need for the slot approach. At smaller geometries, when larger amounts of L2 can be built on chip, Intel will probably drop the slot approach across all product lines.

(Taken from an EE Times article).

Pravin.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News