Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Craig Freeman who wrote (44202)	12/29/1998 12:01:00 AM
From: Paul Engel	Read Replies (1) of 1572391

Craig - Re: " How much L2 is actually screened onto CeleronA silicon? I know that we only get to see 128K but does Intel provide some remapable cells to increase yield? " What you are referring to is REDUNDANCY - the addition of extra memory cells to replace non-functional memory cells within the basic 128 KiloByte array. Intel does allow for redundancy, incorporating both extra COLUMNS and ROWS of memory cells. A row or column, with one or more bad SRAM cells, is replaced by A SPARE (REDUNDant) ROW OR COLUMN, assuming these spare units are defect free. I'm not sure how the 128 K is laid out, but typical redundancy levels would be 4 extra columns and 4 extra rows. Paul

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next