Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Cirruslvr who wrote (44594)	1/2/1999 2:39:00 PM
From: Elmer	Read Replies (2) of 1571398

Re: "Well, if all those companies choose processors because of a larger and faster L2 cache, AMD should have an easier time getting the K7, with up to 8MB L2 cache, in servers." Based on available information, the K7, at least in it's early version, will have L2 that runs at 1/3 the core rate. It will also most likely have a L2 bus width that is smaller that it would be if it were integrated into the core. Therefore it will likely have 1/6th the bandwidth that Intel's Xeons will have (which will have integrated L2 at up to 2 Mega Bytes or more). The pincount will be much greater due to the L2 data bus and the address and control lines. This will add significantly to the packaging and test cost. EP

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next