SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Ali Chen who wrote (44606)1/2/1999 11:34:00 PM
From: Elmer  Read Replies (1) of 1571595
 
Re: "Elmer, I am not interested in your 2-grade math.
Cache engineering usually requires at least a PhD,
with 20-something more years of active learning."

Well I have neither but you don't need a weatherman to know which way the wind blows. 1/6 bandwidth is 1/6 bandwidth. Latency doesn't improve for the K7 so what's your point.

Re: "May I remind you that the Rambus is 16-bit-wide
only? Ever heard of double-data-rate circuitry
for example? And you seem to have problems with
understanding of latencies..."

Yes Rambus is 16 bits wide but runs at 800mhz. As for latencies, I didn't mention them so how do you figure I have a problem? I would venture a guess that latency is better for the onboard L2 systems so why do you raise the issue?

EP
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News