SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Jim McMannis who wrote (44736)1/4/1999 1:14:00 PM
From: kash johal  Read Replies (1) of 1570843
 
Jim and rest of thread,

I've been thinking about this cache thing for K-3.

It would appear to me that there should be 2 versions of the k6-3.
One with the full speed cache and we know that will kick some butt.
However Paul's point of lower yields with the bigger die size are valid. So it would be logical for them to take the bad die and disable the bad cache. In this case they would have a k-3 with 128K of cache (same as new Celery).

Frankly with extra-redundancy the yields with 128K cache should be not much lower than for regular k6-2's.

This chip would certainly smoke the Celerons.

Any ideas on the performance of such a beast???

Regards,

Kash
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News