SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (45568)1/12/1999 9:49:00 AM
From: Ritz  Read Replies (2) of 1573249
 
Interesting story from EBN with some K7 info

ebns.com

"AMD, meanwhile, was unable to confirm the launch date of its own next-generation chip-the K7-which is scheduled to take place on June 23, according to industry and OEM sources. A spokesman for AMD (Sunnyvale, Calif.) said that date didn't sound right, and would check on it. Other sources close to AMD said that date was under consideration, but had yet to be finalized.

To date, industry sources have not learned the speeds or prices of the K7 chips. However, they have said that the K7 will ship with either 512 kilobytes or 1 megabyte of off-chip level 2 cache, running at either half or a third the speed of the microprocessor.

Confidential AMD documentation shows that the K7 will move from an “enhanced” 0.25-micron manufacturing process to a finer 0.18-micron linewidth in the second half of 1999. AMD's roadmap says that the die size for the K7 is expected to be under 200 square millimeters, and drop to under 125 square millimeters after the process shrink to 0.18-micron technology. Both versions of the chip will probably still be larger and cost more to manufacture than the K6-3 and K6-2, which measure 119 square millimeters and 81 square millimeters, respectively"

-Ritz
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext