SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (46475)1/18/1999 11:03:00 AM
From: Elmer  Read Replies (1) of 1573433
 
Re: "You have a long path coming into a latch, with short paths coming out. The long path coming in affects the clock speed of the design. How would you fix it with spare gates? A. By adding an even number of inverters to the clock wire driving the latch. Q2. Why would you use an even number of inverters? ;^))

"

Your spare gates are just delay elements and your even number preserves the clock phase for the latch. Clock tree distribution is probably the most critical layout and timing issue for highspeed devices so this is a real kludge. It would likely be very sensitive to process variation thus inviting unpredictable yields. Sound familiar?

EP
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News