SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Elmer who wrote (48852)2/7/1999 12:28:00 PM
From: kash johal  Read Replies (1) of 1571972
 
Elmer,

>Re: Exactly!!! It takes 4x64 bit buses running interleaved at 83mhz >to provide the bandwidth of a single 64bit 333mhz bus!!! So it DOES >require huge pincount and there is no 200mhz bus. Thank you for >making my point. This is NOT a desktop solution.

Wrong again.
The BUS RUNS AT 333MHZ.
The bus is 64 BITS wide at the CPU.

It is the CPU chipset that muxes the 64 to 256 pins to use slower memory.

If a 100Mhz bus is acceptable then only one bank of DRAM is required.

So the bus can be used for different apps.

In this case they are going for performance and end up using more memory and a more complex chip set.

Your conclusion that the CPU bus is slow is WRONG.
Your conclusion that it requires 256 pins in the CPU is WRONG.

Regards,

Kash

Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News