SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (49132)2/10/1999 1:07:00 AM
From: Scumbria  Read Replies (1) of 1583255
 
Ten,

Thanks to RDRAM's greater number of banks, average latency will be lower.

1. The assumption that you have a greater number of banks open in DRDRAM is not necessarily true. It depends on the size and configuration of the SDRAM.

2. The locality of addresses behind a large L2 is extremely poor. The vast majority of CPU dram accesses will be page misses, which DRDRAM does slowly.

3. The timing of dram accesses behind a large L2 is erratic, making it very difficult for a dram controller to save many clocks.

In theory it is possible to conceive of a scenario where DRDRAM would have lower latency than SDRAM, but the reality is probably different. Only system level benchmarking will establish the correct answer to this argument.

Scumbria
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News