SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (49230)2/13/1999 10:23:00 AM
From: Scumbria  Read Replies (1) of 1582932
 
Ten,

If you have several transactions outstanding, you can precharge different banks concurrently

I thought about this some more. The concept you present is valid, and is used in sophisticated SDRAM and RDRAM memory controllers. However, RDRAM offers no advantage in this regard relative to SDRAM.

The PII/PIII core can only support 2 or 3 outstanding load misses (due to the number of execution units). SDRAM provides enough banks to fully support precharging and opening the second and third banks, while servicing the first.

Therefore, the additional banks on RDRAM are of no benefit. If the core could support 9 or more outstanding load misses, your argument would work.

In summary, The page hit rate and precharge ahead features of the two DRAM types are identical. I don't expect to see any advantage of a DRDRAM system over a K7 SDRAM system.

Scumbria
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News