C-Cube Message Board - Msg: 7918410

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : C-Cube

CUBE 36.64

-0.5%

Dec 5 9:30 AM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: BillyG who wrote (38984)	2/19/1999 1:12:00 PM
From: DiViT	Read Replies (1) of 50808

an oldie for review: iCompression Offers Live(ly) MPEG-2 Encoder.( iCompression Vivace-izC real-time MPEG-2 video and audio encoder)(Product Development) 10/26/98 Microprocessor Report COPYRIGHT 1998 MicroDesign Resources Inc. Startup iCompression (www. icompression .com) has provided the first technical details of its Vivace-izC, the world's first single-chip real-time MPEG-2 video and audio encoder to also handle "system-level" encoding-the coding of the transport or program streams. With other encoders, such as the DVx family from C-Cube Microsystems (see MPR 12/8/97, p. 1), audio and system-level encoding must be handled by separate chips. Speaking at the Microprocessor Forum earlier this month, iCompression founder Govind Kizhepat described how the new chip performs essentially all the functions needed for real-time DVD encoding from any source of standard video and audio. The chip accomplishes this goal with just 10M of external SDRAM (an 8M bank for the video engine and 2M more for audio and system data) plus a low-cost microcontroller to handle user-interface functions. The Vivace-izC includes a pair of DSPs designed by iCompression to execute its internally developed video and audio compression algorithms. The DSPs execute Java bytecodes plus iCompression 's own multimedia extensions. They are assisted by hardwired DCT (discrete cosine transform) and inverse DCT engines, a motion-estimation unit, digital video filters, and other fixed- function logic. The chip comprises 6.1 million transistors (65% logic, 35% SRAM) implemented in 0.35-micron technology and operating at 90 MHz on a 3.3-volt supply. The Vivace-izC, packaged in a 420-contact BGA, is currently shipping. A PCI-bus evaluation board is also available. Pricing has not been announced.--P.N.G.

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next