SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: kash johal who wrote (51964)3/8/1999 8:31:00 PM
From: Tenchusatsu  Read Replies (1) of 1579459
 
<How about a 0.18 micron PIII running at 667Mhz with Rambus RDRAM and 512K of full speed on chip cache.>

Minor correction: The on-die cache is 256K, not 512K.

Intel knows very well the threat that the K7 poses. They aren't stupid or wishful thinkers, you know. Intel will likely counter with a faster MHz ramp-up of the Pentium III. Cascades is also around the corner, the 0.18 um successor to Tanner, and with 1 MB of on-die L2 cache, the off-chip cache of the K7 could be a liability. Of course, AMD will most likely graft an L2 cache onto the K7 die as well, but the question is when, and how long after that before Merced and Willamette are released?

Here's another question: What will AMD do to answer Intel's war cry to reclaim retail marketshare? AMD can't just cry to the government and hope that their problems will just disappear.

Tenchusatsu
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News