Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Tenchusatsu who wrote (51939)	3/9/1999 8:03:00 AM
From: Kevin K. Spurway	Read Replies (2) of 1571413

Re: "Intel sure didn't have any troubles grafting an L2 cache on the die and releasing the Mendocino Celeron one quarter earlier than expected." I'm not arguing that the add on cache makes it more difficult for AMD to ramp the K6 family at high MHz. It's the fact that the K6 is less of a "short tick" microrprocessor than the PII/III. Re: "AMD's Fab 25 can easily push more wafer starts per month if they wanted to." Easily? AMD has been ramping production pretty rapidly on the K6-2. It's probably fair to say that if AMD had just kept on with the K6-2 instead of introducing the K6-III, then they would have continued to produce increasing quantities of the chips. AMD is adding capacity--they just aren't adding it fast enough to compensate for 1) larger K6-III die and 2) lower yields resulting from larger die size. Should they have been able to figure this out in advance and let us know about it? Maybe--I'm guessing they produce about 5.1 million CPUs this quarter, but that they BEAT the high end estimate of 25 million for the year. Remember--the K7 die is smaller than the K6-III, Dresden will be coming on line, and AMD will be transitioning to .18u. Kevin

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next