SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : LAST MILE TECHNOLOGIES - Let's Discuss Them Here

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Frank A. Coluccio who wrote (3114)3/15/1999 9:49:00 PM
From: ftth  Read Replies (1) of 12823
 
An interesting article. A couple questions/comments:

What is: silence suppression. I laughed at first, but it must be time-compression that just encodes the duration of the silence in a small number of packets and recreates 'real-time silence' on the other end. It wouldn't seem there'd be much bandwidth savings. It only saves bandwidth if someone else can use it. Seems too sparse and uncorrelated to other channels to be of much practical use, BWDIK.

<<The evolutionary cycle quickly will move to six channels, then 12 and, within a year, there will be DSPs capable of running a T1's worth of channels on a single chip, Gellman says. "Next year, we'll see a single board with capacity to handle T3 (45 megabits per second [mbps]) sitting behind a 5ESS," he adds.>>

Seems a bit ambitious to me.

"The next step is to move from .42 micron to .25 micron [semiconductor circuit] technology, which we already have in house."

Nothing particular here, except that it surprised me. TI's bleeding edge multi-core DSP's are already fabbed in .18u I believe. I assume that's the TI product they refer to for the T3 case due to the large MIPS requirement to process so many channels simultaneously.


oop, gotta run. more later
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext