SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Shane Geary who wrote (54085)4/3/1999 3:52:00 PM
From: RDM  Read Replies (3) of 1573927
 
<Perhaps the best answer is " Don't need Cu at 0.25um, need Cu at 0.15/0.153um, some benefit at 0.18um"?>

Wouldn't the answer vary some with chip architecture? High speed wires are important in architectures that have lots of long wires. High speed gates are more important in designs that do not have lots of long wires and have lots of cascaded gate delays.

I have read from Scrumbria's and others that the K7 architecture has relatively few gate delays (perhaps 12 to 14) per clock supporting a higher clock rate/per gate speed than historic x86 CPUS. If there are lots of long wires in the K7 transferring a high speed due the copper might be more important than in another architecture.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News