SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (54547)4/7/1999 2:20:00 PM
From: Paul Engel  Read Replies (2) of 1571031
 
scum bria - Re: "Intel miscalculated about Merced and ignored their x86 program."

Where do you get this idea?

Intel has had IA32 follow-on's on their road map for 3 or 4 years. These have been modified to incorporate changes due to changing market conditions (low cost CPUs) and increased process/yield capability.

That's what is killing AMD - Intel's continued IA32/x86 successes.

Intel has shown how flexible they can be by RAPIDLY introducing the Mendocino and Dixon with on-chip L2 cache - and they left AMD in the "dust" doing this.

Now, you can state that Willamette and Foster are way-late and, to be sure, they are not due out until next year.

But you have to remember - Intel has added functionality to the Willamette project - as well as ON-CHIP L2 caches - which were not in the original design spec. These were incorporated because of Intel's improved processing capability. This has necessarily caused schedule slips.

So, I eagerly await the eventual K7/K8 vs. Willamette battle late next year - or possibly sooner.

In the mean time, Intel's Pentium III will get on-chip L2 cache as you know - Coppermine - and that will provide Intel with a strategic weapon to go up against the Intel-Killer K7 !

Paul
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext