SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 34.10-1.8%10:32 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (78160)4/9/1999 1:26:00 AM
From: Gerald Walls  Read Replies (1) of 186894
 
mov a, b
add a, c
mov b, a

These instructions would execute b = c + b

In a VLIW processor, the instructions not only have to be in order, but they also need to go into the correct "slot" to guarantee correct execution. It may be necessary to add no-ops to this code to make it execute properly on an IA64 CPU.

And this differs from the delay slots in the AMD-29050 (for which I written a little assembly) or just about any other RISC chip in what way?
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News