SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Kevin K. Spurway who wrote (54980)4/9/1999 3:14:00 PM
From: Tenchusatsu  Read Replies (3) of 1582694
 
<I also think that the K7 architecture will scale MUCH better than the PIII architecture as memory technology improves between July 1999 and Q3-Q4 2000 (when we'll see Willamette).>

This is possible. Intel is relying on being the first to 0.18 microns and the first to graft the L2 cache onto the processor die in order to stay ahead of the curve. Yeah, you could argue that if the playing field was level, and AMD got 0.18 microns and an on-die L2 cache at the same time as Intel, the K7 would have a distinct advantage. And you could also argue that the K7 can achieve a higher maximum speed than the P6 core, thus a higher limit of performance. But the playing field isn't level. Plus Intel continues to be a moving target.

I'm still waiting for multiprocessor K7 chipsets to emerge, even if they're only in the form of "foils."

Tenchusatsu
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News