SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Kevin K. Spurway who wrote (55616)4/15/1999 4:42:00 PM
From: Tenchusatsu  Read Replies (4) of 1576862
 
<I'm guessing that the chipset to SDRAM speed will be 133 MHz, but the chipset to K7 bus speed will be at 200 MHz.>

Then the processor-to-chipset connection doesn't need to run at 200 MHz at all. Run that bus at 133 MHz and the K7 will do just fine.

You will need a 200 MHz proc-to-chipset connection if you combine two PC100 SDRAM channels into one, but I'm willing to guess that AMD doesn't have chipset support for that yet.

Like I said before, the speed of the K7 bus is a minor point, since you're limited to the memory bandwidth in the first place. But hey, those K7 foils aren't going to tell you that, now are they? No, they'd rather wow you with high "potential" bus speeds, when the reality is that they aren't needed unless you have chipset support for more memory bandwidth.

On the other hand, I feel the 200 MHz bus will take more advantage of RDRAM than the 133 MHz bus of the Camino chipset. This could be a real advantage for the K7, if it can get proper chipset support for RDRAM.

Tenchusatsu
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News