SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : CYRIX / NSM
NSM 18.270.0%Jul 31 5:00 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (31718)4/23/1999 2:30:00 PM
From: Dan B.  Read Replies (2) of 33344
 
Scumbria,

Thanks for the replies. I gather..."Onboard graphics avoids the bottleneck of sending vertex and texture information over
an external bus. Intel has their graphics on the chipset side, and will likely suffer in
performance relative to PCOAC."...and "Integration reduces
manufacturing/test/packaging/board costs, and power consumption. For
applications where these are critical, integration is a necessity."

Price AND performance. Ok. But, as per Joe..."But M3 (Jalapno) will have 2 chips -
one for I/O."

Should I gather product comparison is your reason for saying integration will be big but not for performance reasons? You did suggest some performance advantage. ??? Gets confusing sorting this out.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News