SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : CYRIX / NSM
NSM 18.270.0%Jul 31 5:00 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Joe NYC who wrote (31757)4/26/1999 6:45:00 PM
From: Paul Engel  Read Replies (1) of 33344
 
Joe - Re: "Do you have a link to some capabilities of graphics portion of Whitney, line resolutions supported, amount of graphics memory, refresh rates, RAMDAC."

RAMDAC - 24 Bit 230 MHz
Up to 1600x1200 in 8-bit Color at 85 Hz Refresh

Check out all the details at:

developer.intel.com

Download the 810 Data Sheet - a 750 KByte PDF file.

The Data Sheet SUmmary - First Page - is listed below (ignore ƒ and ¾ characters !)

Paul

{====================================}
ƒ Processor/Host Bus Support
¾ Optimized for the Intel Ò Pentium II processor,
Intel Ò Pentium III processor, and Intel Ò Celeron TM
processor
¾ Supports processor 370-Pin Socket and SC242
connectors
¾ Supports 32-Bit System Bus Addressing
¾ 4 deep in-order queue; 4 or 1 deep request queue
¾ Supports Uni-processor systems only
¾ In-order and Dynamic Deferred Transaction
Support
¾ 66/100MHz System Bus Frequency
¾ GTL+ I/O Buffer
ƒ Integrated DRAM Controller
¾ 8 MB to 256 MB using 16Mb/64Mb technology
(512 MB using 128Mb technology)
¾ Supports up to 2 double sided DIMM modules
¾ 64-bit data interface
¾ 100MHz system memory bus frequency
¾ Support for Asymmetrical DRAM addressing only
¾ Support for x8, x16 and x32 DRAM device width
¾ Refresh Mechanism: CBR ONLY supported
¾ Enhanced Open page Arbitration SDRAM paging
scheme
¾ Suspend to RAM support
ƒ Integrated Graphics Controller
¾ 3D Hyper Pipelined Architecture
¾ -Parallel Data Processing (PDP)
¾ -Precise Pixel Interpolation (PPI)
¾ Full 2D H/W Acceleration
¾ Motion Video Acceleration
ƒ 3D Graphics Visual Enhancements
¾ Flat & Gouraud Shading
¾ Mip Maps with Bilinear and Anisotropic Filtering
¾ Fogging Atmospheric Effects
¾ Z Buffering
¾ 3D Pipe 2D Clipping
¾ Backface Culling
ƒ 3D Graphics Texturing Enhancements
¾ Per Pixel Perspective Correction Texture Mapping
¾ Texture Compositing
¾ Texture Color Keying/Chroma Keying
ƒ Digital Video Output
¾ 85MHz Flat Panel Monitor Interface Or Digital
Video Output for use with a external TV encoder
ƒ Display
¾ Integrated 24-bit 230MHz RAMDAC
¾ Gamma Corrected Video
¾ DDC2B Compliant
ƒ 2D Graphics
¾ Up to 1600x1200 in 8-bit Color at 85 Hz Refresh
¾ Hardware Accelerated Functions
¾ 3 Operand Raster BitBLTs
¾ 64x64x3 Color Transparent Cursor
ƒ Arithmetic Stretch Blitter Video
¾ H/W Motion Compensation Assistance for S/W
MPEG2 Decode
¾ Software DVD at 30fps
¾ Digital Video Out Port
¾ NTSC and PAL TV Out Support
¾ H/W Overlay Engine with Bilinear Filtering
¾ Independent gamma correction, saturation,
brightness & contrast for overlay
ƒ Integrated Graphics Memory Controller
¾ Intel â D.V.M. Technology
ƒ Display Cache Interface (82810-DC100 Only)
¾ 32-bit data interface
¾ 100 MHz SDRAM interface
¾ Support for 1Mx16, (4 MB Only)
ƒ Arbitration Scheme and Concurrency
¾ Centralized Arbitration Model for Optimum
Concurrency Support
¾ Concurrent operations of CPU and System busses
supported via dedicated arbitration and data
buffering
ƒ Data Buffering
¾ Distributed Data Buffering Model for optimum
concurrency
¾ DRAM Write Buffer with read-around-write
capability
¾ Dedicated CPU-DRAM, hub interface-DRAM and
Graphics-DRAM Read Buffers
ƒ Power Management Functions
¾ SMRAM space remapping to A0000h (128 KB)
¾ Optional Extended SMRAM space above
256 MB, additional 512K/1MB TSEG from Top of
Memory, cacheable
¾ Stop Clock Grant and Halt special cycle translation
from the host to the hub interface
¾ ACPI Compliant power management
¾ APIC Buffer Management
¾ SMI, SCI, and SERR error indication
ƒ Supporting I/O Bridge
¾ 241 Pin BGA I/O Controller Hub (ICH0/ICH)
ƒ Packaging/Power
¾ 421 BGA
¾ 1.8V core with 3.3V CMOS I/O
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext