SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Newbridge Networks
NN 12.91+7.9%3:52 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Doug who wrote (11253)5/6/1999 10:42:00 PM
From: gbh   of 18016
 
As you correctly state, the limitation is initial expense.

Doug, as I've stated, the cost is but one limitation, even though, invariably its the most important. But even assuming unlimited resource, the lack of compatibility from one vendors library to another makes multi-sourcing ASICs impractical with the proliferation of "core" logic.

All I can say is that with the current availability of FPGA's , large scale simulated testing is becoming easier.

Well, this is silly. FPGAs are actually replacing ASICs in all but the most demanding and cost sensitive applications. Large Altera and Xilinx parts are simply incompatible. Fixed power and grounds on different pins, on like packages make drop in replacement a little dangerous <ggg>. Not to mention the same "core" issues mentioned above.

And you've yet to address the CPU, LIU, and complex off-the-shelf parts such as Framers which simply have no pin compatible second source. BTW, you won't find many 2.4Gb/s LIUs in a DELL PC <g>.

Gary
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext