SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Altera
ALTR 53.61+1.3%Jul 7 5:00 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: cecil who wrote (2045)5/10/1999 7:06:00 PM
From: schlep  Read Replies (1) of 2389
 
CAMS-
expect delay through the actual 32x32 cam of <4.0ns (treat as Tsu of output register if pipelined). Routing on chip to get data to CAM is quite fast and could support your 140mhz if sources are place on same side of chip (its a big target so should be easy). Cascaded outputs would drive through a mux using encoded versions of the match output of each cam.

5x5 anti-aliasing, maybe altera.com
can help you out.

-schlep
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News