Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Scumbria who wrote (58332)	5/17/1999 12:16:00 AM
From: Tenchusatsu	Read Replies (3) of 1574637

<The single cycle L1 access of P6 indicates to me that the pipeline is not balanced. ... In contrast, the 21164 runs at 700MHz in a 0.35u process.> I assumed that the 21164 uses a small L1 cache that requires only a single cycle to access. Funny how the 21164 currently runs at higher speeds than the 21264 with the multi-cycle L1 cache. Correct me if I'm wrong. As for a high school kid trying to extrapolate Intel's own speed limits, I totally agree with you. That's why I said Anand was trying to predict the future again. It might make for nice material to fill the pages of a college freshman's research project, but that's about all it is worth. (Yeah, I know he's not even in college yet, but he will be soon.) If Intel felt that 600 MHz on a 0.25 micron process was economically feasible to pursue, they'd do it. Tenchusatsu

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next