SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 35.53-1.1%Nov 14 3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (81893)5/28/1999 2:43:00 AM
From: Saturn V  Read Replies (3) of 186894
 
Ref- < Coppermine + Camino will be much faster than K7? How do you explain this theory? >

Coppermine will raise the processor MHz by 40%, but unless the memory throughput is also raised, the performance will not go up by 40%. Any CPU architect would know that the processor will get memory starved. The Camino will interface to 133HHz bus and RAMBUS chips. You are going to claim that RAMBUS raises bandwidth but not latency, and that latency is more important than thruput. However with SSE the main memory is prefetched well ahead of execution, and thus thruput becomes important rather than latency. You will retort that SSE instructions are not in use. Well SSE enabled compilers are already out, and so SSE instructions will find their way into popular performance benchmarks pretty soon.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News