SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: kapkan4u who wrote (59900)5/28/1999 11:02:00 AM
From: grok  Read Replies (1) of 1573941
 
Re: <I myself wonder how can architecture (or a compiler) consistently utilize 9 issue slots.>

Of course K7 does not issue 9 instructions. It can issue a maximum of three x86 instructions. It has 9 execution units which execute the risc-like ops that the x86 instructions get converted to. I suspect that it is theoretically impossible to utilize all 9 execution units at the same time. (Maybe we'll find out on June 10.) Even if it is possible under certain conditions to use all 9 you can bet that it is very rare. Afterall, most x86 instructions get converted to only one risc-like instruction.

Actually issuing 9 instructions every cycle is a much more difficult task than simply providing a bunch of execution units. It's pretty clear that no IA-32 implementation will ever attempt this. It will likely be exceeded however by the second IA-64 implementation since IA-64 has been architected to allow this.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News