SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: grok who wrote (59918)5/28/1999 12:29:00 PM
From: Scumbria  Read Replies (1) of 1574004
 
KZ,

I agree that it is easier to utilize wide IA-64 hardware than a wide x86 superscalar design, and that it is possible to hand craft code which demonstrates this. My question is whether it is theoretically or practically possible to write a compiler for a Von Neumann architecture which can usefully dispatch more than 2 instructions per cycle.

User source code inherently contains short loops, unpredictable branches, etc. As soon as you start bogging down the memory subsystem with speculative or look ahead load misses, you will see the performance degrade rapidly. The compiler people at IBM have been struggling with this problem for well over a decade.

Scumbria
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News