SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (59979)5/29/1999 4:06:00 PM
From: grok  Read Replies (1) of 1574488
 
Re: <There isn't any reason not to put a cache address simulator into the compiler. It is fairly simple and would allow the cache movement instructions to be automatically utilized.>

Sounds cool. I'm not a sw expert. I do know that leading edge compiler work is being done by Wen-Mei Hwu at U of Illinois. This is from their web page:

"Computer Architecture
In the area of computer architectures, research is being performed on the design of highly pipelined microprocessors. Optimizing compilers are being investigated to make efficient use of registers and cache memories based on the actual run-time profiles of programs. In addition, new super scalar architectures that issue more than one instruction per machine cycle are being investigated."

This is a very modest description of their work. Notice the part about "cache memories based on the actual run-time profiles of programs" which sounds like what you're talking about. I'll try to find some real meat about their work.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News