SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Cirruslvr who wrote (60071)6/1/1999 1:09:00 PM
From: Elmer  Read Replies (1) of 1571401
 
Re: "You see that the EV6-bus is NOT the bus connected to the memory. The EV6 bus is the big fat pipe from the CPU to the chipset. The chipset has different pipes to all the other buses, including main memory, PCI, and AGP. In a Slot 1 system, the same local I/O bus must handle the I/O requests of the CPU, main memory, AGP, and PCI bus. The K7, however, will have its own private pipe to the chipset. "

Can you tell me the difference between the EV6-Port (not a bus) and a single CPU P6 system? Nothing I can see. The big difference only comes in when you have multiple CPUs. On the P6 system they share the processor bus (Yes this one is a bus). On the EV6 system each CPU has it's own port which it does not share with another processor. Futhermore your description of Slot1 is simply wrong. Only the processor sits on the northbridge side of the chipset. Each I/O bus or port is seperate and distinct. The AGP port stands alone. The memory bus and the PCI bus are also distinct.

EP
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News