SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (60156)6/1/1999 8:21:00 PM
From: Cirruslvr  Read Replies (2) of 1570896
 
Tench - RE: "K7 will have two fully pipelined FPU's. The third execution unit in the floating-point cluster isn't an actual FPU, but just a unit that performs "miscellaneous" operations on the floating-point registers."

JC wanted me to pass this along to you -

"Intel's chip has two fp pipelines, but the cpu can only send one instruction per cycle to it. The K7 has three fp pipelines, and the cpu can send three instructions per cycle, one to each pipeline. Of course, one of these three pipelines is the FSTORE pipeline, which technically doesn't "count" for the MFLOPS rating, but should open a major can of "whupass" for specfp"

BTW, JC would know if the K7 will be good at specfp...
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext